A new tunable all-pass phase shifter architecture based on current mirror, with low complexity and power consumption is proposed in 0.18 um CMOS, after a brief introduction on phase shifter applications. In the new current-mode approach the cut-off frequency of transistor is the operational limit of the proposed phase-shifter architecture and power consumption for this design is 80 microwatts. 
Introduction
Phase shifters have been used in numerous applications such as digital communication systems, in which the clock has to be optimally adjusted with respect to the data stream, wide-band measuring equipments, pulse generators, etc. For these applications, the phase of arbitrarily shaped clock signals should be continuously adjustable in a simple manner [1] . Also phased array subsystems which are widely used in wireless communication, utilize the phase shifters. Two main applications of them in this field are in radars and high data rate communications [2, 3] . They are called radio frequency phase shifters and are under discussion here in this work.
Phase shifter performance is mainly examined by its loss, inter-modulation (linearity), phase tuning range, port isolation, and phase precision. In addition phase control complexity and power consumption are commonly discussed as vital specifications of any wireless subsystem.
On the other hand, integration of a complete phased array system in silicon up to antenna in transceivers which results in substantial improvements in cost, size, and reliability has attracted more attention. At the same time, it provides numerous opportunities to perform on-chip signal processing and conditioning without having to go off-chip, leading to additional savings in cost and power. Multiple signal paths, operating in harmony, on both the transmitter and receiver side provide benefits at the system and circuit level.
The use of such phased arrays is not restricted to areas such as radar alone. For example, high-frequency integrated phased array based systems will make gigabit-per-second directional point-to-point communication networks feasible. At the circuit level, the division of the signal into multiple parallel paths relaxes the signal handling requirements of individual transistors [2] .
The phase shift necessary in each element of a phased array can be achieved at RF, at base-band/IF, or in the LO path [3] .
RF path phase shift is preferred comparing with phase shift at IF or Local oscillator because the RF output signal has a high pattern directivity so that it can substantially reject an interferer before a RF mixer, relaxing the mixer linearity and overall dynamic range requirement [4] .
In the following section the basic design idea for the new radio frequency phase shifter is discussed. After that the proposed circuit is explained in more detail and finally simulation results are demonstrated.
Realization of all-pass transfer function
According to [5] the basic passive circuit for all-pass transfer function, realized in voltage-mode is sketched in Fig. 1 . Here the idea by which the all-pass transfer function is realized is of particular interest.
At positive output node (Vo + ) a constant ratio of input voltage is generated and at negative output node (Vo − ), input voltage has experienced a 
Equation (1) is a second order all-pass transfer function. The zeros and poles of such a system are complex conjugates.
On one side lossy passive devices tend us to active circuits. On the other hand high frequency application of phase shifter and its noise figure importance, because of its location at the front end [6] , urge us on the simplest design, i.e. less devices is preferred.
In this work we have implemented the all-pass characteristic by applying the same idea to a current signal. In other words input current would be subtracted from its low-passed counterpart to generate an all-pass transfer function which finally would satisfy the required phase shift. In the next part we will explain steps by which the final circuit is obtained.
Proposed phase shifter circuit
The proposed circuit for phase shifter is illustrated in Fig. 2 . Gate-drain capacitance of metal oxide semiconductor (MOS) transistor, C gd , which cause problems for traditional circuits (Miller effect), fruitfully implement current mode counterpart of the all-pass phase shifter circuit in Fig. 1 . The phase shift operation is carried out by M 2 , taking the advantage of two current paths (C gd , g m v gs ) to transfer input current to output by different phases. To provide M 2 biasing, we have put in a diode-connected MOS transistor (M 1 ) that is driven by another current source (M b ). Consequently we've led to a simple current mirror illustrated in Fig. 2 a. This way, input current signal (Ii) would have two paths to output. One of which would conduct the input signal directly to output (C gd ) and the other would feed the signal after an 180 • phase shift to output (g m v gs ). These are shown by path 1 and 2 in the Fig. 2 a. Throughout the design and simulation, we have utilized the MOS equivalent circuit which is introduced in [6] . Fig. 2 b is a rough high frequency model of MOS transistor neglecting source-body capacitance because they are connected to ground in our proposed circuit. Furthermore the drain-body capacitance could be omitted because to extract the current transfer function we would short circuit the output to ground. According to the operating frequency and the transistor bias, which determines the frequency response To handle the input received signal from low noise amplifier and controlling the MOS bias, the well known current mirror topology, as illustrated in Fig. 2 a, is proposed in this work.
Here the design idea is inspired from the simple realization of all-pass transfer function in Fig. 1 . Instead of voltage signal in (1), current signal would be processed. In other words a constant ratio of input current signal (Ii) would be subtracted from its low-passed counterpart. Ii is the input ac current signal received form low noise amplifier and Io is output ac current signal to the following stage which is almost often a mixer. Cc is a large coupling capacitor which is placed only for dc isolation of load R L , which is assumed to be 50 ohms to be matched to the following stage.
The current transfer function would be extracted via the equivalent circuit in Fig. 2 b as follows. It should be noted that to extract the current transfer function the output is assumed to be short circuited the same as extracting a h21 parameter of hybrid transfer function [7] .
Furthermore the drain source resistance of MOS transistors (r DS ) in the equivalent circuit are ignored because in the case of M 1 the drain gate short circuit would make r DS to act the same as g m1 and also negligible in comparison with that and in the case of M 2 , the output of circuit would be short circuit to extract the current transfer function so r DS2 won't pass any current.
. . .
Comparing (4) with a first order all-pass transfer function (5) , in which A is the magnitude and α is the location of pole and zero, the following relation (6) between circuit parameters would be obtained as a necessity.
From (6) it could be inferred that transconductance of M 1 , g m1 , should be larger than g m2 for C gd to be realizable. Also, overdrive voltages of M 1 , M 2 are identical, so the only way to make transconductance of M 1 (g m1 ) larger than that of M 2 (g m2 ) is to choose the aspect ratio of M 1 larger than M 2 . Consequently current amplification would be lost.
Also C gd is a nonlinear voltage dependant oxide capacitor which is too small in comparison with C gs [8] . However simply we could add an extra capacitor between gate and drain (C gda ) as in Fig. 2 .
Because of minimum feature of 0.18 um CMOS technology file that is used in our simulation the capacitances are in the range of femto farad (fF), so we have chosen the adjunct capacitor (C gda ) to be in the order of 10 fF. As a result the current magnitude would not attenuate so much.
From Equation (4) and assuming the parasitic that might increase the system order, to be negligible, the phase relation for current transfer function would be obtained through (7) .
Equation (7) implies that to achieve different phases in a given frequency both C gda and g m2 may be altered. However the magnitude of transfer function must be intact, in spite of varying C gd , to satisfy the phase-shift concept. As illustrated in (4), (5) magnitude of current transfer function (A) is affected by C gd and C 1 + C 2 . So if we choose the sweep range of C gd much larger than C 1 + C 2 then A would be close to unity and approximately independent of C 1 + C 2 .
On the other hand altering the C gda would change the symmetric location of pole and zero of the system and consequently the all-pass behavior wouldn't be preserved. So to further control the phase shift we must alter transconductance.
Variable transconductance might be achieved by either altering aspect ratio or bias current of M 1 , M 2 . The former changes the internal capacitors of transistors and falsifies the initial assumptions. Though, the latter, preserving the all-pass behavior, help us to achieve fine tuning on phase shift. Anyway, trade off between the achievable phase tuning range and minimum gain (A) error (caused by choosing C gd to be much larger than C 1 + C 2 ) exists.
Simulation and Conclusion
In this work the 0.18 um CMOS (complementary metal oxide semiconductor) technology file is utilized in 1.8v supply and current signal is fed into and read out of the circuit the same as Fig. 2 . Coupling capacitor is considered to be excessively large to avoid its affect on phase shifter performance.
As explained in the previous section first estimation for C gd is in the order of 10 fF. So, simulation has been carried out by sweeping C gd for 20 fF, 60 fF, 100 fF. As demonstrated in Fig. 3 the second iteration (C gd = 60 fF) makes the least current perturbation. In other words all-pass characteristic is evident because a 180 degrees phase shift is demonstrated while the magnitude does not change over a wide frequency range. However, to change the output current phase at a given frequency (phase shift operation), C gd must be changed so we need to alter the transconductance, to preserve the allpass behavior. At the next step we have manipulated the transconductance of mirror transistors by varying their bias current and C gda simultaneously. Results are reported in Fig. 3 b. For instance, 34 degrees phase shift has resulted in 1 GHz frequency. More phase shift at higher frequencies is possible which will be discussed in future works. Also the power consumption of circuit is 80 uw from 1.8v dc supply, which is reasonable for low power applications.
